Single-electron transistor ͑SET͒, the ultimate limit of switching devices, has been intensively studied because of its unique multifunctionality with ultralow power and scalability down to subnanometer regime. 1 However, the reliability of room-temperature ͑RT͒ operation and requirement of complementary metal-oxide-semiconductor-compatible processes have been the main bottlenecks for implementing further practical device applications. Significant earlier work has been aimed at implementing a RT-operating SET, using various schemes, device structures, and fabrication processes, [2] [3] [4] [5] [6] [7] but reliable processes for the controlled fabrication of ultrasmall size Coulomb islands of less than 5 nm have not been firmly established yet, limiting practical device applications at RT.
We have modified a state-of-the-art fin field-effect transistor ͑finFET͒ structure 8 to scale the device to an ultimate form, by using deep-trench and pattern-dependent oxidation, which can be used to form an SET with a Coulomb island size of less than 5 nm. By wrapping a fin-gate almost completely around this island, good control of the local electron potential is maintained. Figure 1͑a͒ shows a schematic threedimensional ͑3D͒ layout of the device. A cross-sectional schematic view along the channel ͑cutline a-b͒ is seen in Fig.  1͑b͒ . Devices were fabricated using a 50-nm-thick undoped silicon-on-insulator substrate. First, a 20-nm-wide nanowire, connecting the source and drain ͑S/D͒ electrodes, was formed using electron-beam lithography ͑EBL͒ with polymethyl-methacrylate resist and subsequent reactive ion etching ͑RIE͒ using SF 6 / CF 4 / O 2 . After deposition of a 100nm-thick tetraethyl-orthosilicate ͑TEOS͒ layer, an 80-nmwide trench was etched across the nanowire using EBL with ZEP520A resist and subsequent RIE etching using CHF 3 / O 2 . The exposed silicon area under the trench was etched by a further 30 nm in depth by dry etching using SF 6 / CF 4 / O 2 , and followed by gate oxidation at 900°C for 50 min ͑SET_A͒ and 40 min ͑SET_B͒. See into the trench to form spacers on the sidewalls of the source and drain ͑S/D͒ electrodes. 9 Doped poly-silicon was then deposited into the trench to form a self-aligned fin-gate very close to the Coulomb island. The fabrication was completed with conventional S/D ion implants, annealing, and contact processes. Figure 1͑e͒ shows a TEM image of the top-Si nanowire active channel, the polycrystalline silicon ͑poly-Si͒ fin-gate and the TEOS spacer profiles along the cutline ͑a͒-͑b͒. The fin-gate above the center of the etched region of the active channel is about 10 nm wide and wraps most of the way around the active channel. This gate is important for realizing a large peak-to-valley current ratio ͑PVCR͒ in the Coulomb oscillations at RT. Note how the top-Si nanowire, exposed by the nanogap between the source and the drain, is further etched down to Ͻ5 nm in thickness, by dry etching and gate oxidation. This key process step, different from the conventional finFET process, enables an ultrasmall size Coulomb island to be formed with nearly identical tunnel barriers in a self-aligned manner. Figure 2͑a͒ shows typical Coulomb oscillations from the SET_A measured at room temperature; these characteristics show high and nearly symmetric PVCRs, indicating that the tunnel barriers at both sides of a Coulomb island are practically identical. The temperature dependence of these characteristics is shown in Fig. 2͑b͒ ; as the temperature is reduced, the Coulomb peak positions barely change, but the PVCRs increase. Room temperature charge stability plots are shown in Figs. 2͑c͒ and 2͑d͒ for SET_A and SET_B, where three and a half Coulomb diamonds are clearly seen; each diamond corresponds to a stable charge configuration on the Coulomb island with the number of occupied electrons N. As seen in Fig. 2͑a͒ , the lack of any feature for V G Յ 3 V may indicate that the Coulomb island of SET_A is unpopulated by electrons in this region. This view could be supported by the Coulomb diamond data, where as the gate voltage is made less positive, the slope of each Coulomb diamond steeply increases, and the Coulomb diamond ͑for V G Ͻ 3 V͒ does not close. This could allow the dot occupancy N = 1 for the first diamond. However, a charge sensing experiment by means of a separated circuit ͑such as a quantum point con-tact͒ can, without doubt, show the dot occupancy level. 10 It is noted that substantial change in slopes and diagonal sizes of each successive diamond implies that the charging energy is not constant over the gate voltage range studied, and the orthodox Coulomb blockade theory may break down in this case. This behavior may be caused by strong interplay of the Coulomb interaction and additional quantum effects associated with very low electron number on the island. Nevertheless, we can roughly estimate the size of the island and calculate the Coulomb charging energy because the first dia- mond associated with the lowest dot occupancy N = 1 is determined mainly by the Coulomb charging energy. 1 Values for the gate and junction capacitances can be directly obtained from the Coulomb peak spacing ⌬V G and the slopes of the first diamond. We find that, for SET_A, C G ϳ 0.094 aF, C S ϳ 0.16 aF, and C D ϳ 0.17 aF, yielding the total capacitance C ⌺ ϳ 0.42 aF, which corresponds to a ϳ1.94 nm diameter spherical dot, in good agreement with the TEM image of SET_A in Fig. 1͑c͒ . Similarly, the total capacitance of SET_B is estimated to be C ⌺ ϳ 1.04 aF, which corresponds to a ϳ4.6 nm diameter dot. The charging energy of the SET_A ͑SET_B͒ is thus e 2 / C ⌺ ϳ 0.377 eV ͑ϳ0.154 eV͒ which is more than one order magnitude larger than the thermal energy at room temperature, yielding the clear Coulomb oscillations with high PVCRs even at RT. The quantum effect is expected to be enhanced in such a small dot of Ͻ5 nm, which must be stronger in the SET_A whose size is much smaller than the SET_B. If we assume the dot occupancy N = 2 for the second diamond, the unusual large shift in the third Coulomb peak of the SET_A could be related to the electron filling in a spin-up-spin-down sequence, i.e., spin-filling of the next orbital state for the third electron number following Pauli's exclusion rule. ͑Similarly, the third Coulomb peak of the SET_B is observed to have an additional gate voltage shift of ϳ0.6 V, which is ϳ40% larger than the other two V G spacings.͒ The level spacing due to the quantum confinement can be roughly estimated based on the effective mass approach. For a 2 nm silicon dot modeled by a 3D hard-wall potential, the level spacing is estimated to be ϳ0.493 eV, which is comparable to the Coulomb energy e 2 / C ⌺ ϳ 0.377 eV. More exact explanation considering quantum effects may need extensive ultralow temperature measurements, which will be carried out and reported elsewhere.
For practical circuit applications, we integrated the SET with a FET and measured the multiple-valued literal gate functionality at RT. A schematic layout of the SET/FET hybrid circuit is seen in Fig. 3͑a͒ , showing that it comprises of a SET, a MOSFET, and a constant-current load. The FET connected in series with the SET was to attain the SET bias voltage under a range of Coulomb blockade. Our circuit, called universal literal gate, 11 operates under a constant current mode with a drain voltage limit. The voltage transfer characteristics of the resultant SET/FET literal gate measured at 300 K are seen in Figs. 3͑b͒ and 3͑c͒, displaying five ͑seven͒ periodic voltage outputs of high/low level multiple switching with a sharp swing as high as ϳ1 V for SET_A ͑SET_B͒. This enables multibit ͑Ͼ5 bit͒ functionality at RT and can provide a basic block for the practical implementation of the SET-based multi-valued memory and logic architectures with ultralow power consumption.
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